

# TFA: A Threshold-Based Filtering Algorithm for Propagation Delay and Slew Calculation of High-Speed VLSI Interconnects

S. Abbaspour<sup>1</sup>, A.H. Ajami<sup>2</sup>, M. Pedram<sup>1</sup>, and E. Tuncer<sup>2</sup>

<sup>1</sup>Dept. of EE-Systems, University of Southern California, Los Angeles, CA 90089

<sup>2</sup>Magma Design Automation, Santa Clara, CA 95054

**Abstract** - This paper describes an efficient threshold-based filtering algorithm (TFA) for calculating the interconnect delay and slew (transition time) in high-speed VLSI circuits. The key idea is to divide the circuit nets into three groups of low, medium and high complexity nets, whereby for low and medium complexity nets either the first moment of the impulse response or the first and second moments are used. For the high-complexity nets, which are encountered infrequently, TFA resorts to the AWE method. The key contribution of the paper is to come up with very effective and efficient way of classifying the nets into these three groups. Experimental results show that on a large industrial circuit using a state-of-the-art commercial timing analysis that incorporates TFA, we were able to achieve delay and slew estimation accuracies that are quite comparable with the full-blown AWE-based calculators at runtimes that were only 14% higher than those of a simple Elmore-delay calculator.

## Categories and Subject Descriptors

B.8.2 [Performance and Reliability]: Performance Analysis and Design Aids.

## General Terms

Algorithms, Measurement, Performance, Design, Theory.

## Keywords

Static timing analysis, Elmore, AWE, Moments, Threshold-based filtering algorithm.

## 1 Introduction

As the CMOS process technologies scale down towards nanometer regions, the accuracy and efficiency of gate propagation delay and interconnect delay calculation become more critical to the successful timing closure of the integrated circuit design flow. This is mainly due to the rapidly increasing circuit speeds, the rising chip temperatures, and the growing weight of the various parasitic effects in the modern designs.

\*This research was supported in part NSF under grant number 9988441.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

GLSVLSI '04, April 26-28, 2004, Boston, Massachusetts, USA  
Copyright 2004 ACM 1-58113-853-9/04/0004...\$5.00.

Circuit delay in VLSI circuits consists of two components: the delays of electrical signals through the wires (a.k.a. the interconnect propagation delay) and the 50% propagation delay of the driving gates (a.k.a. the gate propagation delay). Consider the circuit in Figure 1. The overall delay from output pin A of gate  $G_1$  to the output pin C of the gate  $G_2$  (which will be referred to as the stage delay) is written as the sum of the interconnect delay from output pin A to the input pin B of gate  $G_2$  and gate propagation delay from input pin B to the output pin C of the gate  $G_2$ :

$$Delay_{AC} = Delay_{AB} + Delay_{BC} \quad (1)$$

This stage delay definition is used due to the fact that the error in estimating the input slew of a gate does not reflect as a dramatic error in the output slew of that gate. Therefore, according to this definition, the stages can be considered independent from each other [1].

The most efficient method to calculate the interconnect delays in VLSI circuits is by using the first moment of the impulse response, also known as the Elmore delay, which is an upper-bound on the 50% propagation delay in RC trees [2]. To improve the accuracy of the Elmore delay, higher order moment matching techniques and model-order reduction methods have been employed [3], [4], [5]. Indeed, the higher-order moment matching methods can result in a very high accuracy for RC trees while being much faster than the SPICE [6] simulation. However, state-of-the-art EDA tools should be able to calculate the path delay and propagated slew very efficiently [7], [8], i.e., in nearly linear time in the size of the RC tree. This is mainly because of the scale of such calculations both in terms of the number of RC tree configurations that must be processed in a large complex design in order to complete its timing calculation and the number of times such calculations must be repeated during the circuit optimization flow in order to achieve a high quality design solution. Even the fastest higher-order moment matching techniques is quite inefficient to be employed in the static timing analysis engines of high-capacity EDA tools. Therefore, despite its inherent, yet well-known and well-documented, shortcomings of the Elmore delay (cf. [10]), the runtime efficiency of the Elmore delay calculator makes it the top choice of delay calculation schemes in many of the commercial tools both during the front-end and back-end optimizations.




Figure 1: General delay model of an RC tree driven by a CMOS gate and driving other gates.

The gate propagation delay can be divided into two terms: the intrinsic gate delay and the (extrinsic) gate load delay. The intrinsic gate delay arises from the native characteristics of the CMOS transistors as switching devices in the gates whereas the gate load delay accounts for the timing effect of the load of a logic cell on its input-to-output switching speed. Clearly, the intrinsic gate delay is equal to the gate propagation delay under zero load conditions.


Figure 2(a) depicts a CMOS gate, which drives a purely capacitive load ( $C_L$ ), where one of its inputs switches with a signal transition time of  $T_{in}$  causing a change in the output of the gate. The gate propagation delay is a function of the input transition time and the output load. In commercial ASIC cell libraries, it is usual to characterize different output transition times (e.g. 10%, 50%, and 90%) as a function of the input transition time and output capacitance by:

$$t_\theta = f_\theta(T_{in}, C_L) \quad (2)$$

where  $\theta$  denotes the percentage of the output transition time,  $t_\theta$  is the output delay with respect to the 50% point of the input signal, and  $f_\theta$  is the corresponding delay function.

In VDSM technologies, the effect of interconnect resistances on the gate load delay should not be ignored. Using the sum of all gate and interconnect capacitances (known as the *total-capacitance method*) as the capacitive load of a logic cell tends to yield very pessimistic gate load delay estimates [8]. A better approximation for an  $n^{\text{th}}$  order  $RC$  load (i.e., one with  $n$  distributed capacitances to ground) as seen at the output node of a logic cell is to use a second order  $RC-\pi$  model [11], [12]. From the  $RC-\pi$  load, the timing analysis engine can calculate an appropriate capacitance (known as the *effective-capacitance method*) as the load for gate delay calculation and input-to-output slew propagation [13], [15].

Among the various sources of error that affect the accuracy of a path delay calculator, the most important factor is the error in slews. The reason is that if the input slew of some gate or interconnect segment on the path is miscalculated, this error will potentially not only propagate to the path of the output, but is also exacerbated along the path because of the strong dependency of the output slew and delay of the gate or interconnect on the input slew. Thus, it is important to have a delay calculator that is capable of accurately calculating slew rates along a path.




**Figure 2: (a) A gate driving a capacitive load, (b) explanation of  $t_\theta$ .**

Most EDA tools use a progressive refinement approach combined with local optimizations to complete physical design of a target circuit. Local design iteration loops comprising of a number of optimization steps are commonplace. Global design iteration loops are possible but undesirable due to the cost of such

iterations and the dangers of design closure failure [7]. Many of the design decisions made during these local optimization steps closely rely on the results of a static timing analysis engine to determine the circuit delay in general and the timing-critical paths in particular. Early in the physical design process, there is a lot of uncertainty about the exact locations of logic cells, the routing, and the I/O assignments. As a result, the interconnect capacitance values that are used at this early stage tend to exhibit a high degree of inaccuracy. That is in fact why statistical wire load delay models were proposed in the first place and were heavily used until a few years ago, when it became clear that the only way to get timing closure on a high-performance circuit design is to adopt a progressive refinement approach whereby the early design planning (including netlist partitioning, macro-cell placement, top-level routing, etc.) and detailed netlist optimizations (including cell selection, buffering, gate and wire sizing, etc.) go hand in hand. Regardless of all this, the fact remains that the early interconnect load estimates can be quite coarse. Therefore, using an elaborate timing analyzer that provides highly accurate delay estimates, albeit at a high computational cost, is in fact overkill.

The stage delay error is extremely dependent on the method used for calculating the gate and interconnect delays. A comparison between the Elmore and the AWE methods for interconnect delay and slew calculation for a commercial high-performance 90nm design (with 120,000 gates for all of its 1,674,342 delay stages) is depicted in Figure 3. For the gate delay calculation, we used the total-capacitance method to determine the output load value.




**Figure 3: Percentage of stage delay error versus stage delay.**

In Figure 4, we report the gate delay calculation error versus the interconnect delay calculation error of the same stages for this industrial design. Although, for the two scenarios that we compare here, we use the same gate delay calculation method and the same output load calculation method as described above (total-capacitive-load based gate delay), there is a noteworthy difference in gate delay results of the scenarios, which is due to the error in propagated slew rates in the circuit as a result of differences in the interconnect slew calculation of previous logic stages in the circuit. We therefore conclude that the timing analysis engine should accurately calculate not only the interconnect delays, but also the propagated slew in the interconnect lines.

This paper presents TFA, a threshold-based filtering algorithm for propagation delay and output slew calculation of high-speed VLSI interconnects. The TF algorithm partitions the circuit nets into three net groups based on their top-level characteristics: one group of nets – called *low complexity nets* – lend themselves to

accurate delay calculation with the Elmore delay whereas the second and third groups of nets – called *medium* and *high complexity nets* – demand more sophisticated and time-consuming delay calculations based on the first two or three moments of the impulse response, respectively. The idea of dividing the circuit nets into different classes for the purpose of minimizing the computational workload of a delay calculation engine while providing an accuracy guarantee for the computed delays is quite intuitive and straight-forward. The key challenge, however, is in being able to do the examination and classification of the nets accurately. This is precisely what we accomplish in this paper by our threshold-based filtering algorithm as will be shown later.



**Figure 4: Gate delay error of stage delay versus wire delay error of the same stage.**

The remainder of this paper is organized as follows. In section 2, by using the circuit theory, a new analytical equation for calculating the delay and output slew of an interconnect line under step and ramp inputs is presented. Section 3 uses this analytical equation as a signature function to sort the nets into simple and complex ones. Experimental results are reported by implementing the filtering algorithm as part of a high-capacity, state-of-the-art static timing analyzer and running it on a high performance and large VLSI circuit design. Detailed results are provided in Section 4, followed by conclusions in Section 5.

## 2 Analysis of the Threshold-Based Filtering Algorithm

As stated previously, to correctly calculate the stage delays, both the interconnect delay and the input slew should be taken into consideration. Recall that the ratio of the output voltage,  $V_o(s)$ , to the input voltage,  $V_i(s)$ , for a linear time-invariant (LTI) system is called the voltage transfer function,  $H(s)$ . For an  $RC$  tree, this ratio can be written as:

$$H(s) = \frac{V_o(s)}{V_i(s)} = \frac{1}{1 + a_1s + a_2s^2 + a_3s^3 + \dots} \quad (3)$$

$$= 1 + m_1s + m_2s^2 + m_3s^3 + \dots$$

where  $m_i$  is called the  $i^{\text{th}}$  moment of the voltage transfer function. The negative of the first moment,  $-m_1$ , is also called the Elmore delay [1]. In lower frequencies, the effect of  $m_2$  and  $m_3$  are negligible and it is thus safe to disregard them. However, in VDSM technologies, because of the high frequencies, the effect of the higher order moments cannot be neglected.

For a one-segment  $RC$  interconnect line, the voltage transfer function may be written as:

$$H(s) = \frac{V_o(s)}{V_i(s)} = \frac{1}{1 + RCs} \quad (4)$$

$$= 1 - sRC + s^2(RC)^2 - s^3(RC)^3 + \dots$$

where the second moment is equal to the square of the first moment. The output slew from the  $\alpha\%$  transition point to the  $\beta\%$  transition point for a unit step input can be written as [16]:

$$\text{Output\_slew}_{\alpha\%-\beta\%} = RC \ln \left( \frac{100-\alpha}{100-\beta} \right) \quad (5)$$

If a unit ramp input with rise time of  $T_r$  is applied to such an  $RC$  segment, then the output voltage can be written as:

$$V_o(t) = \begin{cases} \frac{RC}{T_r} \left( e^{-\frac{t}{RC}} + \frac{t}{RC} - 1 \right) & 0 < t \leq T_r \\ \frac{RC}{T_r} \left( e^{-\frac{t}{RC}} - e^{-\frac{t-T_r}{RC}} + \frac{T_r}{RC} \right) & t > T_r \end{cases} \quad (6)$$

Equation (6) shows that if two distinct one-segment  $RC$  circuits, with different input transition times have the same  $T_r/RC$ , then their  $t/RC$  values will also be equal. This fact indicates that the  $T_r/RC$  value is a key characteristic of the delay calculation, and interestingly, one of the most important factors in determining the degree of accuracy of an Elmore delay calculator. It has also been shown that for an  $RC$  tree, the output slew can be computed as [16]:

$$T_{far(\alpha\%-\beta\%)} = \sqrt{\left( T_{near(\alpha\%-\beta\%)} \right)^2 + \left( \text{Elmore} \times \ln \left( \frac{100-\alpha}{100-\beta} \right) \right)^2} \quad (7)$$


where  $T_{far}$  and  $T_{near}$  denote the transition times at the far and near ends of the  $RC$  segment and Elmore denotes the Elmore delay of the corresponding node. Note that  $T_{near(0\%-50\%)} = T_r/2$ . For example, the 10% to 90% output slew is:

$$T_{far(10\%-90\%)} = \sqrt{\left( T_{near(10\%-90\%)} \right)^2 + \left( 2.197 \times \text{Elmore} \right)^2} \quad (8)$$

The 50% propagation delay is:

$$\text{delay} = T_{far(0\%-50\%)} - T_{near(0\%-50\%)}$$

$$= \sqrt{\left( \frac{T_r}{2} \right)^2 + \left( \text{Elmore} \times \ln(2) \right)^2} - \frac{T_r}{2} \quad (9)$$



**Figure 5: An  $RC$  tree where an input voltage  $V_i$  is applied and  $V_o$  is the output pin.**

As shown below, for an  $RC$  tree, considering only the first order moment in delay calculation implies that the second order moment is the square of the first moment, which is not always true because of the shielding effect of the wires.

$$\tilde{H}(s) = \frac{1}{1 - m_1s} = 1 + m_1s + m_1^2s^2 + m_1^3s^3 + \dots \quad (10)$$

For a typical circuit, Figure 6 shows that  $m_2/m_1^2$  for an  $RC$  ladder is usually smaller than one. However, in general, this ratio varies from a number smaller than 1 to almost 50 (cf. Figure 7). Therefore, by considering the first two moments, equation (10) changes as follows:

$$\tilde{H}(s) = \frac{1}{1 - m_1s + (m_1^2 - m_2)s}$$

$$= 1 + m_1s + m_2s^2 + (2m_1m_2 - m_1^3)s^3 + \dots \quad (11)$$

As a result, the output slew may be approximated as:

$$T_{far(\alpha\%-\beta\%)} = \sqrt{\left(T_{near(\alpha\%-\beta\%)}\right)^2 + \left(Elmore \times \gamma_{\alpha\%-\beta\%}\right)^2} \quad (12)$$


where  $\gamma$  is a function of  $m_2/m_1^2$ . For a general second order system, when applying a step input to the system,  $\gamma$  is a linear function of  $m_2/m_1^2$ , which is accurately estimated as follows:

$$\gamma_{\alpha\%-\beta\%} = \lambda_{\alpha\%-\beta\%} \left(\frac{m_2}{m_1^2}\right) + \kappa_{\alpha\%-\beta\%} \quad (13)$$

where:

$$\begin{aligned} \lambda_{\alpha\%-\beta\%} &= \lambda_{\beta\%} - \lambda_{\alpha\%} \\ \gamma_{\alpha\%-\beta\%} &= \gamma_{\beta\%} - \gamma_{\alpha\%} \end{aligned} \quad (14)$$

$$\kappa_{\alpha\%-\beta\%} = \kappa_{\beta\%} - \kappa_{\alpha\%}$$



**Figure 6: Distribution of  $m_2/m_1^2$  for RC ladder interconnects in the 90nm design testcase.**

The advantage of this method is that it only depends on  $m_2/m_1^2$ . For a general second order system, the values of  $\gamma$  and  $\kappa$  are calculated and shown in Table 1. For instance, to find the value of  $\gamma$  for 10% to 90% of the output transition, one can use:

$$\begin{aligned} \gamma_{10\%-90\%} &= (1.4571 - (-0.6936)) \left(\frac{m_2}{m_1^2}\right) + (0.8455 - 0.7990) \\ &= 2.1507 \left(\frac{m_2}{m_1^2}\right) + 0.0465 \end{aligned} \quad (15)$$


**Table 1:  $\lambda$  and  $\kappa$  values for the output transition points**

Output transition point	$\lambda$	$\kappa$	Elmore
10%	-0.6936	0.7990	$\text{Ln}(10/9)$
20%	-0.7755	0.9986	$\text{Ln}(10/8)$
30%	-0.7813	1.1380	$\text{Ln}(10/7)$
40%	-0.7131	1.2239	$\text{Ln}(10/6)$
50%	-0.5739	1.2670	$\text{Ln}(10/5)$
60%	-0.3569	1.2732	$\text{Ln}(10/4)$
70%	-0.0232	1.2272	$\text{Ln}(10/3)$
80%	0.4939	1.1155	$\text{Ln}(10/2)$
90%	1.4571	0.8455	$\text{Ln}(10/1)$

From Table 1, it is obvious that the 30% to 90% transition time is very sensitive to the  $m_2/m_1^2$  fluctuations. The interesting point in this table is the 70% output transition time. It can be seen from Table 1 that the 70% point is not sensitive to  $m_2/m_1^2$ . This shows that, for example, in order to calculate the 70% point delay, there is no need to compute the second moment,  $m_2$ . As a result the Elmore-based timing analysis is very accurate for this special case. Figure 8 shows this scenario for different values of  $m_2/m_1^2$ . The output waveform confirms that the 70% point is insensitive to

$m_2/m_1^2$ . More precisely, if  $m_2/m_1^2$  changes by 20%, the 10% to 90% slew changes by as much as 43% whereas the 70% output transition time changes only slightly.

Based on (11), considering only the first two moments is equivalent to assuming that the third moment is equal to  $2m_1m_2-m_1^3$ . Interestingly, the output transition times are not sensitive to  $m_3/(2m_1m_2-m_1^3)$  as much as they are sensitive to the  $m_2/m_1^2$ . When  $m_3/(2m_1m_2-m_1^3)$  becomes larger than a critical value, the AWE method should be used to find the delay and slew.



**Figure 7: Distribution of  $m_2/m_1^2$  for RC trees and ladders in the 90nm design testcase.**

According to Figure 9, the advantage of this methodology is that the latter scenario occurs rarely in today's high frequency digital circuits. Indeed, the  $m_3/(2m_1m_2-m_1^3)$  behavior is the same as the  $m_2/m_1^2$  behavior as shown in Figure 10. Therefore, whenever  $m_2/m_1^2$  value exceeds a critical limit (i.e.,  $1/\ln(10/5)=1.44$ , because it is well-known that at this point, the 50% propagation delay reaches the Elmore delay which is the upper bound on delay), the effect of third moment should also be taken into account by using the AWE method. This critical limit can change according to the degree of precision needed during the path timing analysis.

### 3 The Filtering Algorithm

As observed earlier, the  $T_p/RC$  is an extremely important factor in determining the propagation delay and slew. As depicted in Figure 11, when the value of  $T_p/RC$  becomes greater than a critical limit, then there is one dominant pole in the voltage transfer function, and therefore, the first moment would be sufficiently accurate for calculating the output delay and transition time. According to Figures 11 and 12, it has been observed that the Elmore delay and slew errors are functions of the  $T_p/RC$ . If the  $T_p/RC$  is greater than a critical threshold, the Elmore delay error is quite small. However, when  $T_p/RC$  is less than this threshold, the Elmore delay may result in a large error. The proposed filtering algorithm makes use of this behavior to determine the stage delays based on the critical value of  $T_p/RC$ .

The parameters used in the filtering algorithm are defined as follows:

$\phi$  is defined as the *Elmore threshold value*. When the first moment of the voltage transfer function is less than this threshold, then the estimation errors of the slew and stage delay (which are calculated based on Elmore delay) are small because the critical path delays are not sensitive to these estimation errors.

$\mu$  is defined as the *dominant-pole cut off ratio*. When the value of the input slew over Elmore delay is greater than  $\mu$ , then the Elmore-based timing analysis is accurate enough (according to (7)).

$\eta$  is defined as the *second moment filtering-threshold value*. If the value of  $m_2/m_1^2$  is less than this threshold, equation (13) becomes the basis of the timing analysis. For an interconnect line

with  $m_2/m_1^2$  greater than this threshold, the AWE method should be used to calculate the first three moments. As  $\eta$  goes towards 1, the delay and slew calculations become more accurate but the runtime increases.

Given the input slew  $T_r$ , the TF algorithm for calculating the stage delay is as follows:

#### Threshold-based Filtering Algorithm

1. Calculate the first moment  $m_1$ ;
2. if  $(m_1 \leq \phi \parallel T_r/m_1 \geq \mu)$  {  
    Calculate Elmore-based delay and slew from equations (7) and (9);  
    return; }
3. Calculate  $m_2$ ;
4. if  $(m_2/m_1^2 \leq \eta)$  {  
    Use equation (12) to calculate delay and slew;  
    return; }
5. Calculate  $m_3$ ;
6. Use AWE to calculate the delay and slew;
7. return

## 4 Experimental Results

To verify the accuracy of the proposed filtering technique, the algorithm was applied to a commercial high-performance design in 90nm technology node. The operating frequency of the design was 800MHz, and the number of primitive gates was more than 120,000. There are about 1,674,342 delay stages in the design. The algorithm was also applied to other designs with lower frequencies and less count of delay stages, but due to the fact that the error between the Elmore delay and the AWE method was not that significant, the results for this design are discussed in more detail. All the experimental runs of the proposed algorithm were done on a 1.2GHz X86-based PC with 2GB of RAM. The errors obtained by using only the Elmore approach are shown in Figures 11 and 12. According to Figure 11, there could be a slew error range of  $-50ps$  to  $50ps$  as a result of the Elmore-based timing analysis. In addition, based on Figure 12, there is a delay error range of  $-70ps$  to  $70ps$ . The AWE-based delay calculator obviously provided more accurate results. However it resulted in an increase in the runtime by as much as 300% compared to the Elmore-based timing analysis engine. The Elmore-based full chip timing analysis took about 20 minutes to complete.

Figures 13 and 14 show the results based on the proposed filtering algorithm. In this experiment, the values of  $\phi$ ,  $\mu$  and  $\eta$  were taken as  $7ps$ ,  $7$ , and  $2$ , respectively. The proposed filtering algorithm required only 14% more runtime than the Elmore-based analysis and runs about 62% faster than AWE-based analysis. In addition, TFA resulted in less than  $6ps$  error in both slew rate and stage delays comparing to AWE-based delay calculator results. Decreasing  $\phi$  and  $\eta$  and increasing  $\mu$  tends to increase the accuracy, at the cost of higher runtime. In fact, the filtering algorithm with  $\phi \rightarrow 0$ ,  $\mu \rightarrow \infty$ , and  $\eta \rightarrow 0$  simply resort to the AWE-based timing analysis. Similarly, with  $\mu \rightarrow 0$ , the proposed filtering algorithm reduces to the Elmore-based for delay and slew calculation.




Figure 8: Step response of a second order system for three values of  $m_2/m_1^2$ .




Figure 9: Distribution of  $m_3/(2m_1m_2-m_1^3)$  for the 90nm design testcase.




Figure 10:  $m_3/(2m_1m_2-m_1^3)$  versus  $m_2/m_1^2$  for the 90nm design testcase.

## 5 Conclusion

In this paper, a threshold-based filtering algorithm for estimating the interconnect delay and slew for minimizing error in path delay and slew computation was presented. It was observed that the timing analysis error in VDSM technologies is mainly due to the gate delay error, which is in turn due to the error in estimating the input slew of the gate. The filtering algorithm relies on the input slew of the interconnect line and the voltage transfer function, to decide when to use the Elmore-based delay and slew calculation. Furthermore, a closed-form expression for calculating the delay and slew was provided for those interconnect lines with  $m_2/m_1^2$  less than a certain critical threshold. It was shown that the 70% point of the output transition time is not very sensitive to the variation of  $m_2/m_1^2$ . Experimental results on an industrial high-performance 90nm design testcase with 120,000 gates, demonstrates the accuracy and efficiency of the proposed filtering algorithm.



## References

- [1] C.W. Kang, S. Abbaspour, and M. Pedram, "Buffer sizing for minimum energy-delay product by using an approximating polynomial," *Proc. of Great Lakes Symposium on VLSI*, pp. 112-115, 2003.
- [2] W. C. Elmore, "The transient response of damped linear networks with particular regard to wideband amplifiers," *Journal of Applied Physics*, 19, Jan. 1948, pp. 55-63.
- [3] L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for timing analysis," *IEEE Trans. on Computer Aided Design*, vol. 9, 1990, pp. 352-366.
- [4] R. Kay and L. Pileggi, "PRIMO: probability interpretation of moments for delay calculation," *Proc. of Design Automation Conference*, 1998. pp. 463-468.
- [5] C. Alpert, A. Devgan, and C. Kashyap, "A two moment RC delay metric for performance optimization," *Proc. of International Symposium on Physical Design*, 2000.
- [6] <http://bwrc.eecs.berkeley.edu/Classes/IcBook/SPICE/>
- [7] C.V. Kashyap, C.J. Alpert, and A. Devgan, "An effective capacitance based delay metric for RC interconnect," *Proc. of International Conference on Computer Aided Design*, pp. 229-234, 2000.
- [8] C. Alpert, A. Devgan, and C. Kashyap, "RC delay metrics for performance optimization," *IEEE Trans. on Computer Aided Design*, vol. 20, May 2001, pp. 571-582.
- [9] C. L. Ratzlaff, N. Gopal, and L. T. Pillage, "RICE: rapid interconnect circuit evaluator," *Proc. of 28<sup>th</sup> ACM/IEEE Design Automation Conference*, pp. 555-560, 1991.
- [10] R. Gupta, B. Tutuianu, L. Pileggi, "The Elmore delay as a bound for RC trees with generalized input signals," *IEEE Trans. on Computer Aided Design*, vol. 16, 1997, pp. 95-104.
- [11] P. R. O'Brien and T. L. Savarino, "Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation," *Proc. of International Conference on Computer Aided Design*, pp. 512-515, 1989.
- [12] A. B. Kahng and S. Muddu, "Accurate analytical delay models for VLSI interconnects," *Proc. of International Symposium on Circuits and Systems*, pp. 147-151, 1996.
- [13] A. B. Kahng and S. Muddu, "Improved Effective Capacitance Computations for Use in Logic and Layout Optimization," *Proc. of International Conference on VLSI Design*, pp. 578-582, 1999.
- [14] J. Qian, S. Pullela, and L. Pillage, "Modeling the "Effective Capacitance" for the RC interconnect of CMOS gates," *IEEE Trans. on Computer Aided Design*, vol. 13, 1994, pp. 1526-1535.
- [15] R. Macys and S. McCormick, "A new algorithm for computing the "Effective Capacitance" in deep sub-micron circuits," *Proc. of Custom Integrated Circuits Conference*, pp. 313-316, 1998.
- [16] H. L. Trentelman, A. A. Stoorvogel, and M. Hautus, *Control Theory of Linear Systems*, Springer, NY, 2001.




Figure 11: Slew error versus slew over Elmore delay for the 90nm design testcase.




Figure 12: Interconnect delay error versus slew over Elmore delay for the 90nm design testcase.




Figure 13: Calculated slew of the 90nm design testcase based on filtering algorithm with  $\phi=7\text{ps}$ ,  $\mu=7$ , and  $\tau=2$ .




Figure 14: Calculated delay of the 90nm design testcase based on filtering algorithm with  $\phi=7\text{ps}$ ,  $\mu=7$ , and  $\tau=2$ .