Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration
Leandro Soares Indrusiak, James Harbin and Osmar Marchi dos Santos
An increasingly time-consuming part of the design flow of on-chip multiprocessors is the simulation of the interconnect architecture. The accurate simulation of state-of-the art network-on-chip interconnects can take hours, and this process is repeated for each design iteration because it provides valuable insights on communication latencies that can greatly affect the overall performance of the system. In this article, we identify a time-predictable network-on-chip architecture and show that its timing behaviour can be predicted using models which are far less complex than the architecture itself. We then explore such a feature to produce simplified and lightweight simulation models that can produce latency figures with more than 90% accuracy and simulate more than 1,000 times faster when compared to a cycle-accurate model of the same interconnect.
Download Not Available
BibTex Entry
@article{Indrusiak2015b,
author = {Leandro Soares Indrusiak and James Harbin and Osmar Marchi dos Santos},
journal = {ACM Transactions on Design Automation of Electronic Systems},
month = {September},
number = {4},
pages = {22},
title = {Fast Simulation of Networks-on-Chip with Priority-Preemptive Arbitration},
volume = {20},
year = {2015}
}