|
(Return
to Top)
Almeida,
L.
Scheduling within Temporal Partitions: Response-time Analysis and Server Design
(Page 95)
Alur, R.
A Model-Based Approach to Integrating Security Policies for Embedded Devices
(Page 211)
(Return
to Top)
Bacon, D. F.
Garbage Collection for Embedded Systems
(Page 125)
Balarin, F.
Separation of Concerns: Overhead in Modeling and Efficient Simulation Techniques
(Page 44)
Basten, T.
Reactive Process Networks
(Page 137)
Bauer, A.
Loose Synchronization of Event-Triggered Networks for Distribution of Synchronous Programs
(Page 193)
Benveniste, A.
Heterogeneous Reactive Systems Modeling: Capturing Causality and the Correctness of Loosely Time-Triggered Architectures (LTTA)
(Page 220)
Bhatia, S.
Remote Customization of Systems Code for Embedded Devices
(Page 7)
Burch, J. R.
Conservative Approximations for Heterogeneous Design
(Page 155)
Burmester, S.
Making Mechatronic Agents Resource-aware in order to Enable Safe Dynamic Resource Allocation
(Page 175)
(Return
to Top)
Caillaud, B.
Heterogeneous Reactive Systems Modeling: Capturing Causality and the Correctness of Loosely Time-Triggered Architectures (LTTA)
(Page 220)
Carloni, L. P.
Heterogeneous Reactive Systems Modeling: Capturing Causality and the Correctness of Loosely Time-Triggered Architectures (LTTA)
(Page 220)
Carlson, J.
An Event Detection Algebra for Reactive Systems
(Page 147)
Caspi, P.
Heterogeneous Reactive Systems Modeling: Capturing Causality and the Correctness of Loosely Time-Triggered Architectures (LTTA)
(Page 220)
Defining and Translating a "Safe" Subset of Simulink/Stateflow into Lustre
(Page 259)
Chabini, N.
An Approach for Integrating Basic Retiming and Software Pipelining
(Page 287)
Chen, D.
A Metrics System for Quantifying Operational Coupling in Embedded Computer Control Systems
(Page 184)
Cheng, P.
Garbage Collection for Embedded Systems
(Page 125)
Chu, E. T.-H.
WRR-SCAN: A Rate-Based Real-Time Disk-Scheduling Algorithm
(Page 86)
Citron, D.
Reducing Program Image Size by Extracting Frozen Code and Data
(Page 297)
Colaço, J.-L.
Towards a Higher-Order Synchronous Data-Flow Language
(Page 230)
Consel, C.
Remote Customization of Systems Code for Embedded Devices
(Page 7)
Corti, M.
Approximation of the Worst-Case Execution Time Using Structural Analysis
(Page 269)
(Return
to Top)
Ellis, B.
Exploiting Prescriptive Aspects: A Design Time Capability
(Page 165)
Ernst, R.
Multiple Process Execution in Cache Related Preemption Delay Analysis
(Page 278)
(Return
to Top)
Gehrke, M.
Making Mechatronic Agents Resource-aware in order to Enable Safe Dynamic Resource Allocation
(Page 175)
Geilen, M.
Reactive Process Networks
(Page 137)
Giese, H.
Making Mechatronic Agents Resource-aware in order to Enable Safe Dynamic Resource Allocation
(Page 175)
Girault, A.
Towards a Higher-Order Synchronous Data-Flow Language
(Page 230)
Gross, T.
Approximation of the Worst-Case Execution Time Using Structural Analysis
(Page 269)
Grove, D.
Garbage Collection for Embedded Systems
(Page 125)
Gunter, C. A.
A Model-Based Approach to Integrating Security Policies for Embedded Devices
(Page 211)
(Return
to Top)
Haber, G.
Reducing Program Image Size by Extracting Frozen Code and Data
(Page 297)
Hamon, G.
Towards a Higher-Order Synchronous Data-Flow Language
(Page 230)
Hardung, B.
Reuse of Software in Distributed Embedded Automotive Systems
(Page 203)
He, Z.
Exploiting Prescriptive Aspects: A Design Time Capability
(Page 165)
Henzinger,
T. A.
A Typed Assembly Language for Real-Time Programs
(Page 104)
Huang, T.-Y.
WRR-SCAN: A Rate-Based Real-Time Disk-Scheduling Algorithm
(Page 86)
(Return
to Top)
Jensen, E. D.
Energy-Efficient, Utility Accrual Scheduling under Resource Constraints for Mobile Embedded Systems
(Page 64)
(Return
to Top)
Kirsch,
C. M.
A Typed Assembly Language for Real-Time Programs
(Page 104)
Kiselyov, O.
A Methodology for Generating Verified Combinatorial Circuits
(Page 249)
Kölzow, T.
Reuse of Software in Distributed Embedded Automotive Systems
(Page 203)
Krüger, A.
Reuse of Software in Distributed Embedded Automotive Systems
(Page 203)
Kwon, K.
Compiler-Assisted Demand Paging for Embedded Systems with Flash Memory
(Page 114)
(Return
to Top)
Lee, J.
Compiler-Assisted Demand Paging for Embedded Systems with Flash Memory
(Page 114)
Lee, Y.
An Experimental Analysis of the Effect of the Operating System on Memory Performance in Embedded Multimedia Computing
(Page 26)
Lencevicius, R.
Model Based Estimation and Verification of Mobile Device Performance
(Page 34)
Levin, R.
Reducing Program Image Size by Extracting Frozen Code and Data
(Page 297)
Li, P.
Energy-Efficient, Utility Accrual Scheduling under Resource Constraints for Mobile Embedded Systems
(Page 64)
Lim, J.
Compiler-Assisted Demand Paging for Embedded Systems with Flash Memory
(Page 114)
Lipari, G.
Using Resource Reservation Techniques for Power-Aware Scheduling
(Page 16)
Lisper, B.
An Event Detection Algebra for Reactive Systems
(Page 147)
(Return
to Top)
Maraninchi, F.
Defining and Translating a "Safe" Subset of Simulink/Stateflow into Lustre
(Page 259)
McDougall, M.
A Model-Based Approach to Integrating Security Policies for Embedded Devices
(Page 211)
Melhem, R.
Practical PACE for Embedded Systems
(Page 54)
Min, S. L.
Compiler-Assisted Demand Paging for Embedded Systems with Flash Memory
(Page 114)
Mossé, D.
Practical PACE for Embedded Systems
(Page 54)
(Return
to Top)
Nagaraddi, P.
Exploiting Prescriptive Aspects: A Design Time Capability
(Page 165)
(Return
to Top)
Oberthür, S.
Making Mechatronic Agents Resource-aware in order to Enable Safe Dynamic Resource Allocation
(Page 175)
(Return
to Top)
Pande, S.
Binary Translation to Improve Energy Efficiency through Post-pass Register Re-allocation
(Page 74)
Park, C.
Compiler-Assisted Demand Paging for Embedded Systems with Flash Memory
(Page 114)
Park, S.
An Experimental Analysis of the Effect of the Operating System on Memory Performance in Embedded Multimedia Computing
(Page 26)
Passerone, R.
Conservative Approximations for Heterogeneous Design
(Page 155)
Pedreiras, P.
Scheduling within Temporal Partitions: Response-time Analysis and Server Design
(Page 95)
Pouzet, M.
Towards a Higher-Order Synchronous Data-Flow Language
(Page 230)
Pu, C.
Remote Customization of Systems Code for Embedded Devices
(Page 7)
(Return
to Top)
Raghavan, G.
Model Based Estimation and Verification of Mobile Device Performance
(Page 34)
Ravindran, B.
Energy-Efficient, Utility Accrual Scheduling under Resource Constraints for Mobile Embedded Systems
(Page 64)
Romberg, J.
Loose Synchronization of Event-Triggered Networks for Distribution of Synchronous Programs
(Page 193)
Roop, P. S.
Towards Direct Execution of Esterel Programs on Reactive Processors
(Page 240)
(Return
to Top)
Sajeewa Dayaratne, M. W.
Towards Direct Execution of Esterel Programs on Reactive Processors
(Page 240)
Salcic, Z.
Towards Direct Execution of Esterel Programs on Reactive Processors
(Page 240)
Salomaki, A.
Model Based Estimation and Verification of Mobile Device Performance
(Page 34)
Sangiovanni-Vincentelli, A.
Separation of Concerns: Overhead in Modeling and Efficient Simulation Techniques
(Page 44)
Sangiovanni-Vincentelli, A. L.
Conservative Approximations for Heterogeneous Design
(Page 155)
Heterogeneous Reactive Systems Modeling: Capturing Causality and the Correctness of Loosely Time-Triggered Architectures (LTTA)
(Page 220)
Scaife, N.
Defining and Translating a "Safe" Subset of Simulink/Stateflow into Lustre
(Page 259)
Scordino, C.
Using Resource Reservation Techniques for Power-Aware Scheduling
(Page 16)
Shin,
H.
An Experimental Analysis of the Effect of the Operating System on Memory Performance in Embedded Multimedia Computing
(Page 26)
Sofronis, C.
Defining and Translating a "Safe" Subset of Simulink/Stateflow into Lustre
(Page 259)
Stankovic, J. A.
Exploiting Prescriptive Aspects: A Design Time Capability
(Page 165)
Staschulat, J.
Multiple Process Execution in Cache Related Preemption Delay Analysis
(Page 278)
Swadi, K. N.
A Methodology for Generating Verified Combinatorial Circuits
(Page 249)
(Return
to Top)
Taha, W.
A Methodology for Generating Verified Combinatorial Circuits
(Page 249)
Törmgren,
M.
A Metrics System for Quantifying Operational Coupling in Embedded Computer Control Systems
(Page 184)
Tripakis, S.
Defining and Translating a "Safe" Subset of Simulink/Stateflow into Lustre
(Page 259)
Tsai, C.-H.
WRR-SCAN: A Rate-Based Real-Time Disk-Scheduling Algorithm
(Page 86)
(Return
to Top)
Watanabe, Y.
Separation of Concerns: Overhead in Modeling and Efficient Simulation Techniques
(Page 44)
Wolf, W.
An Approach for Integrating Basic Retiming and Software Pipelining
(Page 287)
Wu, H.
Energy-Efficient, Utility Accrual Scheduling under Resource Constraints for Mobile Embedded Systems
(Page 64)
(Return
to Top)
Xi, C.
Practical PACE for Embedded Systems
(Page 54)
Xu, R.
Practical PACE for Embedded Systems
(Page 54)
(Return
to Top)
Yang, G.
Separation of Concerns: Overhead in Modeling and Efficient Simulation Techniques
(Page 44)
Yu, Z.
Exploiting Prescriptive Aspects: A Design Time Capability
(Page 165)
(Return
to Top)
Zhang, K.
Binary Translation to Improve Energy Efficiency through Post-pass Register Re-allocation
(Page 74)
Zhang, T.
Binary Translation to Improve Energy Efficiency through Post-pass Register Re-allocation
(Page 74)
|
