|
|
|
|
|
Embedded
Systems Week Author Index
Madan, Arvind
CASES’07:
INTACTE: An Interconnect Area, Delay, and Energy Estimation Tool for Microarchitectural Explorations (page 238)
Madl, Gabor
EMSOFT’07:
Performance Estimation of Distributed Real-time Embedded Systems by Discrete Event Simulations (page 183)
|
(Return
to Top) |
Mahlke, Scott
CASES’07:
Hierarchical Coarse-grained Stream Compilation for Software Defined Radio (page 115)
Marculescu, Diana
CODES+ISSS’07:
On the Impact of Manufacturing Process Variations on the Lifetime of Sensor Networks (page 203)
Marculescu, Radu
CODES+ISSS’07:
Fresh Air: The Emerging Landscape of Design for Networked Embedded Systems (page 124)
CODES+ISSS’07:
Incremental Run-time Application Mapping for Homogeneous NoCs with Multiple Voltage Levels (page 161)
Marongiu, Andrea
CASES’07:
Lightweight Barrier-Based Parallelization Support for Non-Cache-Coherent MPSoC Platforms (page 145)
Marwedel, Peter
CODES+ISSS’07:
Influence of Procedure Cloning on WCET Prediction (page 137)
Mehta, Krishna
CODES+ISSS’07:
Performance and Resource Optimization of NoC Router Architecture for Master and Slave IP Cores (page 155)
Mei, Bing-Feng
CASES’07:
A Backtracking Instruction Scheduler using Predicate-based Code Hoisting to Fill Delay Slots (page 229)
|
(Return
to Top) |
Melhem, Rami
EMSOFT’07:
A Unified Practical Approach to Stochastic DVS Scheduling (page 37)
Meyer, Brett H
CODES+ISSS’07:
Simultaneous Synthesis of Buses, Data Mapping and Memory Allocation for MPSoC (page 3)
Meyr, Heinrich
CODES+ISSS’07:
A Code-Generator Generator for Multi-Output Instructions (page 131)
CASES’07:
A Fast and Generic Hybrid Simulation Approach Using C Virtual Machine (page 3)
CODES+ISSS’07:
HySim: A Fast Simulation Framework for Embedded Software Development (page 75)
Milano, Michela
EMSOFT’07:
Communication-Aware Stochastic Allocation and Scheduling Framework for Conditional Task Graphs in Multi-Processor Systems-on-Chip (page 47)
Misurda, Jonathan
CASES’07:
Fragment Cache Management for Dynamic Binary Translators in Embedded Systems with Scratchpad (page 75)
Mitra, Tulika
CASES’07:
An Efficient Framework for Dynamic Reconfiguration of Instruction-Set Customization (page 135)
Monniaux, David
EMSOFT’07:
Verification of Device Drivers and Intelligent Controllers: A Case Study (page 30)
Moreira, Orlando
EMSOFT’07:
Scheduling Multiple Independent Hard-Real-Time Jobs on a Heterogeneous Multiprocessor (page 57)
|
(Return
to Top) |
Mossé, Daniel
EMSOFT’07:
A Unified Practical Approach to Stochastic DVS Scheduling (page 37)
Moudgill, Mayan
CASES’07:
An Integrated ARM and Multi-core DSP Simulator (page 33)
Moussali, Roger
CASES’07:
Supporting Multithreading in Configurable Soft Processor Cores (page 155)
Mudge, Trevor
CASES’07:
Hierarchical Coarse-grained Stream Compilation for Software Defined Radio (page 115)
CASES’07:
Multicore Architectures (page 208)
Murali, Srinivasan
CODES+ISSS’07:
Temperature-Aware Processor Frequency Assignment for MPSoCs Using Convex Optimization (page 111)
Mutapcic, Almir
CODES+ISSS’07:
Temperature-Aware Processor Frequency Assignment for MPSoCs Using Convex Optimization (page 111)
Nagpal, Rahul
CASES’07:
INTACTE: An Interconnect Area, Delay, and Energy Estimation Tool for Microarchitectural Explorations (page 238)
Nair, Indira
CODES+ISSS’07:
Performance Modeling for Early Analysis of Multi-Core Systems (page 209)
Najjar, Walid A.
CASES’07:
Compiling Code Accelerators for FPGAs (page 1)
CODES+ISSS’07:
Compiling Code Accelerators for FPGAs (page 2)
|
(Return
to Top) |
Nam, Gi-Joon
CODES+ISSS’07:
Performance Modeling for Early Analysis of Multi-Core Systems (page 209)
Nazhandali, Leyla
CASES’07:
A Hybrid Code Compression Technique using Bitmask and Prefix Encoding with Enhanced Dictionary Selection (page 58)
Ng, C. H.
CODES+ISSS’07:
ESL Design and HW/SW Co-verification of High-end Software Defined Radio Platforms (page 191)
Nguyen, Nghi
CASES’07:
Recursive Function Data Allocation to Scratch-Pad Memory (page 65)
CASES’07:
Scratch-Pad Memory Allocation without Compiler Support for Java Applications (page 85)
Nicolau, Alexandru
CASES’07:
A Simplified Java Bytecode Compilation System for Resource-Constrained Embedded Processors (page 218)
Nicollin, Xavier
EMSOFT’07:
Virtual Execution of AADL Models via a Translation into Synchronous Programs (page 134)
Nikolic, Borivoje
CODES+ISSS’07:
Fresh Air: The Emerging Landscape of Design for Networked Embedded Systems (page 124)
Nikolov, Hristo
CODES+ISSS’07:
A Framework for Rapid System-level Exploration, Synthesis, and Programming of Multimedia MP-SoCs (page 9)
Noh, Sam H.
EMSOFT’07:
Block Recycling Schemes and Their Cost-Based Optimization in NAND Flash Memory Based Storage System (page 174)
EMSOFT’07:
Uniformity Improving Page Allocation for Flash Memory File Systems (page 154)
EMSOFT’07:
Exploiting Non-Volatile RAM to Enhance Flash File System Performance (page 164)
|
(Return
to Top) |
Nolin, Mikael
EMSOFT’07:
SIRAP: A Synchronization Protocol for Hierarchical Resource Sharingin Real-Time Open Systems (page 279)
Nolte, Thomas
EMSOFT’07:
SIRAP: A Synchronization Protocol for Hierarchical Resource Sharingin Real-Time Open Systems (page 279)
O'Brien, Kevin
CASES’07:
Invited Talk: Techniques for Code and Data Management in the Local Stores of the Cell Processor (page 63)
Orailoglu, Alex
CASES’07:
Light-weight Synchronization for Inter-processor Communication Acceleration on Embedded MPSoCs (page 150)
CODES+ISSS’07:
Predictable Execution Adaptivity through Embedding Dynamic Reconfigurability into Static MPSoC Schedules (page 15)
Paek, Yunheung
CODES+ISSS’07:
A Code-Generator Generator for Multi-Output Instructions (page 131)
CASES’07:
Software Controlled Memory Layout Reorganization for Irregular Array Access Patterns (page 179)
Palermo, Gianluca
CODES+ISSS’07:
A Data Protection Unit for NoC-based Architectures (page 167)
Palsberg, Jens
CASES’07:
Vertical Object Layout and Compression for Fixed Heaps (page 170)
Parameswaran, Sri
CODES+ISSS’07:
A Smart Random Code Injection to Mask Power Analysis Based Side Channel Attacks (page 51)
CODES+ISSS’07:
Ensuring Secure Program Execution in Multiprocessor Embedded Systems: A Case Study (page 57)
|
(Return
to Top) |
Park, Hae-woo
CASES’07:
Performance Evaluation and Optimization of Dual-Port SDRAM Architecture for Mobile Embedded Systems (page 53)
Patel, Hiren
CODES+ISSS’07:
Performance Modeling for Early Analysis of Multi-Core Systems (page 209)
Patel, Krutartha
CODES+ISSS’07:
Ensuring Secure Program Execution in Multiprocessor Embedded Systems: A Case Study (page 57)
Paul, JoAnn M.
CODES+ISSS’07:
Event-based Re-training of Statistical Contention Models for Heterogeneous Multiprocessors (page 69)
Perathoner, Simon
EMSOFT’07:
Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems (page 193)
Perrin, Antoine
CODES+ISSS’07:
Bridging Gap between Simulation and Spreadsheet Study (page 215)
Petrov, Peter
CODES+ISSS’07:
Aggressive Snoop Reduction for Synchronized Producer-Consumer Communication in Energy-Efficient Embedded Multi-Processors (page 245)
CASES’07:
Eliminating Inter-Process Cache Interference through Cache Reconfigurability for Real-Time and Low-Power Embedded Multi-Tasking Systems (page 198)
Petters, Stefan M.
EMSOFT’07:
Accurate On-line Prediction of Processor and Memory Energy Usage Under Voltage Scaling (page 84)
|
(Return
to Top) |
Pimentel, Andy D.
CODES+ISSS’07:
A Framework for Rapid System-level Exploration, Synthesis, and Programming of Multimedia MP-SoCs (page 9)
Pinello, Claudio
EMSOFT’07:
Loosely Time-Triggered Architectures Based on Communication-by-Sampling (page 231)
Pinto, Alessandro
EMSOFT’07:
A Communication Synthesis Infrastructure for Heterogeneous Networked Control Systems and Its Application to Building Automation and Control (page 21)
Plana, Luis A.
CASES’07:
Performance-Driven Syntax-Directed Synthesis of Asynchronous Processors (page 43)
Plazar, Sascha
CODES+ISSS’07:
Compile-Time Decided Instruction Cache Locking Using Worst-Case Execution Paths (page 143)
Polstra, Simon
CODES+ISSS’07:
A Framework for Rapid System-level Exploration, Synthesis, and Programming of Multimedia MP-SoCs (page 9)
Pop, Paul
CODES+ISSS’07:
Scheduling and Voltage Scaling for Energy/Reliability Trade-offs in Fault-Tolerant Time-Triggered Embedded Systems (page 233)
Potop-Butucaru, Dumitru
EMSOFT’07:
Necessary and Sufficient Conditions for Deterministic Desynchronization (page 124)
Poulsen, Kåre Harbo
CODES+ISSS’07:
Scheduling and Voltage Scaling for Energy/Reliability Trade-offs in Fault-Tolerant Time-Triggered Embedded Systems (page 233)
Qiao, Baojun
CASES’07:
A Self-Maintained Memory Module Supporting DMM (page 189)
Rabbah, Rodric
CODES+ISSS’07:
Beyond Gaming: Programming the PLAYSTATION3 Cell Architecture for Cost-Effective Parallel Processing (page 1)
|
(Return
to Top) |
Racu, Razvan
CODES+ISSS’07:
Improved Response Time Analysis of Tasks Scheduled under Preemptive Round-Robin (page 179)
EMSOFT’07:
Influence of Different System Abstractions on the Performance Analysis of Distributed Real-Time Systems (page 193)
EMSOFT’07:
Methods for Multi-Dimensional Robustness Optimization in Complex Embedded Systems (page 104)
Ragel, Roshan G.
CODES+ISSS’07:
A Smart Random Code Injection to Mask Power Analysis Based Side Channel Attacks (page 51)
Raghavan, Praveen
CODES+ISSS’07:
Locality Optimization in Wireless Applications (page 125)
Ramani, Karthik
CASES’07:
Application Driven Embedded System Design: A Face Recognition Case Study (page 103)
Ramesh, S.
EMSOFT’07:
Existential Abstractions for Distributed Reactive Systems via Syntactic Transformations (page 240)
Rao, Ravishankar
CASES’07:
Performance Optimal Processor Throttling Under Thermal Constraints (page 257)
Raudvere, Tarvo
CODES+ISSS’07:
Synchronization after Design Refinements with Sensitive Delay Elements (page 21)
Raymond, Pascal
EMSOFT’07:
Virtual Execution of AADL Models via a Translation into Synchronous Programs (page 134)
Reddy, Rakesh
CASES’07:
Eliminating Inter-Process Cache Interference through Cache Reconfigurability for Real-Time and Low-Power Embedded Multi-Tasking Systems (page 198)
|
(Return
to Top) |
Rigo, Sandro
CODES+ISSS’07:
A Computational Reflection Mechanism to Support Platform Debugging in SystemC (page 81)
Ringhofer, Markus
CODES+ISSS’07:
Predator: A Predictable SDRAM Memory Controller (page 251)
Riss, Frédéric
CASES’07:
Non-Transparent Debugging for Software-Pipelined Loops (page 23)
Roitzsch, Michael
EMSOFT’07:
Slice-Balancing H.264 Video Encoding for Improved Scalability of Multicore Decoding (page 269)
Rosenstiel, Wolfgang
CODES+ISSS’07:
Probabilistic Performance Risk Analysis at System-Level (page 185)
Ruggiero, Martino
EMSOFT’07:
Communication-Aware Stochastic Allocation and Scheduling Framework for Conditional Task Graphs in Multi-Processor Systems-on-Chip (page 47)
|
|
|
|